

10-bit 20MSPS Video A/D Converter


Preliminary

Description

The CXD3300R is a 10-bit CMOS A/D converter for video applications. This IC is ideally suited for the A/D conversion of video signals in TVs, VCRs, camcorders, etc.

Features

- Resolution: 10bits \pm 1.0LSB (D.L.E.)
- Maximum sampling frequency: 20MSPS
- Low power consumption: 40mW
(Except self-bias)
- Low input capacitance
- Built-in self-bias circuit



Structure

Silicon gate CMOS IC

Absolute Maximum Ratings (Ta = 25°C)


• Supply voltage	AVDD	AVSS – 0.5 to +4.5	V
	DVDD	DVSS – 0.5 to +4.5	V
• Reference voltage	VRT, VRB	AVDD + 0.5 to AVSS – 0.5	V
• Input voltage (analog)	VIN	AVDD + 0.5 to AVSS – 0.5	V
• Input voltage (digital)	VIH, VIL	AVDD + 0.5 to AVSS – 0.5	V
• Output voltage (digital)	VOH, VOL	DVDD + 0.5 to DVSS – 0.5	V
• Storage temperature	Tstg	–55 to +150	°C

Recommended Operating Conditions


• Supply voltage	AVDD, AVSS	3.0 \pm 0.3	V
	DVDD, DVSS	3.0 \pm 0.3	V
	DVSS – AVSS	0 to 100	mV
• Reference input voltage	VRB	0.3AVDD to 0.5AVDD	V
	VRT	0.6AVDD to 0.8AVDD	V
• Analog input	VIN	0.9Vp-p or more	
• Clock pulse width	tPW1	25 (min)	ns
	tPW0	25 (min)	ns
• Operating ambient temperature	Topr	–40 to +85	°C

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram







Pin Configuration



Pin Description

Pin No.	Symbol	Equivalent circuit	Description
1 to 5 8 to 12	D0 to D9		D0 (LSB) to D9 (MSB) output.
6, 48	DVSS		Digital Vss.
7, 47	DVDD		Digital VDD.
13	TO		Test signal output. High impedance when TS = High.
14	TIN		Test signal input. Normally fixed to AVDD or AVss.
15	RESET		Calibration circuit reset and startup calibration restart.
16, 25, 34, 41, 46	AVSS		Analog Vss.
17, 21, 26, 35,40, 43,45	AVDD		Analog VDD
18	TESTMODE		Test mode. High: Output state Low: Output fixed
19	LINV		Output inversion. High: D0 to D8 are inverted and output. Low: D0 to D8 are normal output.

Pin No.	Symbol	Equivalent circuit	Description
20	MINV		<p>Output inversion. High: D9 is inverted and output. Low: D9 is normal output.</p>
22	CLK		<p>Clock.</p>
23	OE		<p>D0 to D9 output enable. Low: Output state High: High impedance state</p>
24	CE		<p>Chip enable. Low: Active state High: Standby state</p>

Pin No.	Symbol	Equivalent circuit	Description
27	VRTS		Self-bias. (Reference top)
28	VRT		Reference top.
29	VRTC		Reference top output.
30	VRMC		Reference middle output.
31	VRBC		Reference bottom output.
32	VRB		Reference bottom.
33	VRBS		Self-bias. (Reference bottom)
36	BE		Bias enable.

Pin No.	Symbol	Equivalent circuit	Description
37	TSTR		Test signal input. Normally fixed to AV _{DD} or AV _{SS} .
44	AT		Test signal output. High impedance when TS = High.
38	VIN		Analog input.
42	CAL		Calibration pulse input.
39	TS		Test signal input. Normally fixed to AV _{DD} .

Digital Output

The following table shows the correlation between the analog input voltage and the digital output code (TESTMODE = 1, LINV, MINV = 0)


Input signal voltage	Step	Digital output code									
		MSB					LSB				
VRT	1023	1	1	1	1	1	1	1	1	1	1
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	512	1	0	0	0	0	0	0	0	0	0
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
⋮	511	0	1	1	1	1	1	1	1	1	1
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
VRB	0	0	0	0	0	0	0	0	0	0	0

The following table shows the output state for the combination of TESTMODE, LINV, and MINV states.

TESTMODE	LINV	MINV	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9
1	0	0	P	P	P	P	P	P	P	P	P	P
1	1	0	N	N	N	N	N	N	N	N	N	N
1	0	1	P	P	P	P	P	P	P	P	P	N
1	1	1	N	N	N	N	N	N	N	N	N	N
0	0	0	1	0	1	0	1	0	1	0	1	0
0	1	0	0	1	0	1	0	1	0	1	0	0
0	0	1	1	0	1	0	1	0	1	0	1	1
0	1	1	0	1	0	1	0	1	0	1	0	1


P: Forward-phase output N: Inverted output

Timing Chart 1



○ : Indicates point at which analog data is sampled

Timing Chart 2



Electrical Characteristics


($F_c = 20\text{MSPS}$, $A_{VDD} = 3\text{V}$, $D_{VDD} = 3\text{V}$, $V_{RB} = 1\text{V}$, $V_{RT} = 2\text{V}$, $T_a = 25^\circ\text{C}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Max. conversion rate	$F_c \text{ max}$	$F_{IN} = 1.0\text{kHz}$ triangular wave input	20			MSPS
Min. conversion rate	$F_c \text{ min}$				0.5	
Supply voltage	Analog	$F_{IN} = 1.0\text{kHz}$ triangular wave input $BE = \text{High}$		12		mA
	Digital			1.0		
Standby current	Analog	$CE = A_{VDD}$		1.0		mA
	Digital			1.0		
Reference pin current 1	I_{RT1}	V_{RTS} , V_{RBS} : Open Between V_{RT} and V_{RB}		100		μA
	I_{RB1}			-100		
Reference pin current 2	I_{RT2}	$BE = A_{VDD}$ Between V_{RTC} and V_{RBC}		2		mA
	I_{RB2}			-2		
Analog input band	BW	-1dB		TBD		MHz
Analog input capacitance	C_{IN}			10		pF
Reference resistance value 1	R_{REF1}	Between V_{RTS} and V_{RT} , V_{RT} and V_{RB} , V_{RB} and V_{RBS}		10k		Ω
Reference resistance value 2	R_{REF2}	Between V_{RTC} and V_{RBC}		500		Ω
Offset voltage	E_{OT}	$E_{OT} = \text{Theoretical value} - \text{Measured value}$		TBD		mV
	E_{OB}	$E_{OB} = \text{Measured value} - \text{Theoretical value}$		TBD		
Digital input voltage	V_{IH}	$A_{VDD} = 2.7$ to 3.3V	$0.7A_{VDD}$			V
	V_{IL}				$0.2A_{VDD}$	
Analog input current	A_{IH}	$V_{IN} = 2\text{V}$		20		μA
	A_{IL}	$V_{IN} = 1\text{V}$		-20		
Digital input current	I_{IH}	$A_{VDD} = 3.3\text{V}$	$V_{IH} = A_{VDD}$		5	μA
	I_{IL}		$V_{IL} = A_{VSS}$		5	
Digital output current	I_{OH}	$OE = A_{VSS}$ $D_{VDD} = 2.7\text{V}$	$V_{OH} = D_{VDD} - 0.4\text{V}$	1.0		mA
	I_{OL}		$V_{OL} = 0.4\text{V}$	1.0		
Digital output current	I_{OZH}	$OE = A_{VDD}$ $D_{VDD} = 3.3\text{V}$	$V_{OH} = D_{VDD}$		1	μA
	I_{OZL}		$V_{OL} = 0\text{V}$		1	
Tri-state output disable time	t_{PEZ}	Clock not synchronized for active \rightarrow high impedance		2		ns
Tri-state output enable time	t_{PZE}	Clock not synchronized for high impedance \rightarrow active		2		ns
Integral nonlinearity error	E_L			± 1.0		LSB
Differential nonlinearity error	E_D			± 0.5		LSB
Differential gain error	DG	NTSC 40 IRE mod ramp, $F_c = 14.3\text{MSPS}$		TBD		%
Differential phase error	DP			TBD		deg
Output data delay	t_{DL}	$C_L = 20\text{pF}$		3		ns
Sampling delay	t_{SD}			2		ns

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
SNR	SNR	$F_{IN} = 100\text{kHz}$		TBD		dB
		$F_{IN} = 500\text{kHz}$		TBD		
		$F_{IN} = 1\text{MHz}$		TBD		
		$F_{IN} = 3\text{MHz}$		TBD		
		$F_{IN} = 7\text{MHz}$		TBD		
		$F_{IN} = 10\text{MHz}$		TBD		
SFDR	SFDR	$F_{IN} = 100\text{kHz}$		TBD		dB
		$F_{IN} = 500\text{kHz}$		TBD		
		$F_{IN} = 1\text{MHz}$		TBD		
		$F_{IN} = 3\text{MHz}$		TBD		
		$F_{IN} = 7\text{MHz}$		TBD		
		$F_{IN} = 10\text{MHz}$		TBD		

Application Circuit 1


When not using self-bias and the internal bias circuits, and supplying the reference voltage from an external source.



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Application Circuit 2


When not using self-bias circuit, using only the internal bias circuit, and supplying the reference voltage from an external source.



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Application Circuit 3

When using the self-bias and internal bias circuits, and supplying the reference voltage.



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

1. Calibration function

1) Activating startup calibration

To achieve superior linearity, the CXD3300R has a built-in calibration circuit. When using this IC, therefore, startup calibration must be activated when the power supply and reference voltage have risen and stabilized. Care should be taken as only the upper five bits may be output in the worst case if startup calibration is not activated.

Startup calibration can be activated either at the rise of the RESET pin (Pin 15) or at the fall of the CE pin (Pin 24). The startup calibration activation method for each case is shown in Fig. 1.




Fig. 1. Startup Calibration Activation Methods

As shown in the figure above, startup calibration must be activated after the supply voltage has risen and stabilized (full scale of 90% or more). After activation, startup calibration is performed for an interval of about 33,000 clocks. Therefore, care should be taken as the output data during this interval (about 2.3ms at 14.3MHz) cannot be used.

2) Calibration pulse supply

The IC's operating status with changes due to fluctuations in the supply voltage and ambient temperature during use can be constantly monitored and then compensated appropriately by inputting a pulse at regular intervals to the CAL pin (Pin 41). Fig. 2 shows the timing chart.





Fig. 2. Calibration Timing Chart


Calibration starts when the fall of the pulse input to the CAL pin (Pin 41) is detected at the clock rise. At this time, the comparator is used in an exclusive manner for a four clock interval. So, the output data holds the immediately previous data for a four clock interval after seven clocks from the rise of the clock where the fall of the calibration pulse was detected, and then the data during this interval is missing.

Therefore, the effects of this function can be avoided by inputting a sync or other signal as the calibration pulse so that calibration is performed outside of the interval of the actually used video signal. An input example is shown below.

[1] Input every H sync



[2] Input every V sync



2. Latch-up

Ensure that the AV_{DD} and DV_{DD} pins share the same power supply on a board to prevent latch-up which may be caused by power-ON time lag.


3. Board

To obtain full-expected performance from this IC, be sure that the mounting board has a large ground pattern for lower impedance. It is recommended that the IC be mounted on a board without using a socket to evaluate its characteristics adequately.

Package Outline

Unit: mm

48PIN LQFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	LQFP-48P-L01
EIAJ CODE	LQFP048-P-0707
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g